A system configuration where an interrupt can further trigger another interrupt before returning control to the main program.
A system configuration where an interrupt can further trigger another interrupt before returning control to the main program.