This type of architecture separates the data, instruction, and I/O buses to reduce the congestion and contention on a single bus.
This type of architecture separates the data, instruction, and I/O buses to reduce the congestion and contention on a single bus.