In this architecture, two separate buses are used to connect the CPU and memory units. One bus is used for data transfer while the other is used for instruction transfer, controlling the data flow for higher performance.
In this architecture, two separate buses are used to connect the CPU and memory units. One bus is used for data transfer while the other is used for instruction transfer, controlling the data flow for higher performance.