Yield Enhancement
Home
>
History by Field
>
Intellectual property history
>
Integrated Circuit Layout
>
Yield Enhancement
It covers the techniques used to maximize the yield of functional ICs during manufacture.