An architecture that uses a pre-designed array of programmable digital logic blocks that can be arranged according to the specific computation requirements obtained from the host computer.
An architecture that uses a pre-designed array of programmable digital logic blocks that can be arranged according to the specific computation requirements obtained from the host computer.